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ABSTRACT
Digital pre-distortion is a digital signal processing technique that’s used to linearize the out-
put of various systems. A common application of digital pre-distortion is to linearize microwave
power amplifier circuits, because non-linear distortion can lead to inefficient performance and out of
band emissions. Since its conception, several different architectures have been developed for digital
pre-distortion. There are online architectures, such as the indirect learning architecture, where
signal processing is done while the amplifier is running. There are also offline architectures, such as
the direct learning architecture and the relatively new redirected learning architecture, where the
signal processing is done using previous input and output data from the amplifier to create a pre-
distorted signal. The choice of which architecture to use often comes down to a trade off between
performance and complexity. However, a common problem exists between these architectures; the
complexity of the pre-distortion technique is bound to the complexity of the system’s architecture.
Most digital pre-distortion systems in use today use Volterra series filters and their derivatives for
behavioral modeling or simple look-up tables. The complexity of applying a given behavioral model
to an input signal varies little between architectures, so for a given model the question becomes
which architecture will yield the greatest performance. Online methods have excellent performance,
though the system required to train the models is computationally complex, as the algorithms to
implement them require many calculations in a short period of time; whereas offline methods do
not require an expensive training system but may not perform as well. For this reason, it is often
desirable to use offline methods to save on system costs and engineering time. Most offline digital
pre-distortion systems use the direct learning architecture, however newer architectures may be
able to outperform the direct learning architecture with a given behavioral model.
x
In this thesis it is shown how the redirected learning architecture was used to mitigate harmonic
distortion by about 30 dB more than the indirect learning architecture. The direct, indirect, and
redirected learning architectures are presented, as well as various behavioral models. This is followed
by an analysis of the redirected learning architecture. Finally an implementation of the redirected
learning model is presented using ADS-Matlab co-simulation. The results are then discussed to




It is well known that power amplifiers (PAs) achieve their maximum efficiency when operating
near saturation [1]. Maximum efficiency is desirable because PAs are often used in mobile phones
and other devices where inefficient electronics can drastically decrease device lifetime [2]. How-
ever, operating PAs near saturation introduces non-linear distortion which will waste power and
create out of band emissions. Out of band emissions will cause the devices to not comply with
FCC and other communications regulations, or could degrade existing infrastructure that relies on
neighboring bands (such as 5G out of band emissions disrupting weather satellites [3]). To circum-
vent this trade off and create systems with highly linear power amplification and efficiency, digital
pre-distortion (DPD) is often applied.
DPD typically starts with sampling a PA’s input and output to characterize its nonlinearites.
Then, digital signal processing (DSP) techniques are used to distort the input so as to remove non-
linear distortion in the PA’s output. The response of the pre-distorter compared to the amplifier
is illustrated in figure 1.1, which is taken from [4]. Note that when the pre-distorter is applied, the
overall output is linear. More importantly perhaps, is that figure 1.1 is for a memoryless amplifier.
An amplifier that has significant memory effects (as most real amplifiers do) would have a curve
that appears to have some type of hysteresis added to it. The DSP techniques employed range
from lookup tables [5] to neural networks [6]. As covered in this thesis, DPD systems often use
polynomial filtering as well. What DSP is applied is dependent on the DPD system’s architecture.
2
Figure 1.1 Illustration of predistorter response and amplifier response.
1.2 Motivation
There are two well known architectures for DPD systems: the direct learning architecture
(DLA) and the indirect learning architecture (ILA). DLA systems attempt to create a behavioral
model a PA using a variety of techniques such as analytical functions, polynomial filters, or lookup
tables. Note that behavioral models are different from circuit models, in that they’re derived from
amplifier measurements rather than theoretically analyzing the system. Then, an inverse of the PA’s
behavioral model is created and used to pre-distort the system input. Whereas the ILA bypasses
the step where the PA model is created, and derives a post-distorter to use as a pre-distorter. This
process is typically done iteratively with adaptive filtering techniques. Among the ILA and the
DLA there are online and offline implementations. In offline implementations, the estimation of a
pre-distorter from a systems model can be done with input-output data collected from the system.
Online implementations constantly adjust the pre-distorter based on the system’s instantaneous
output.
3
Figure 1.2 Figure illustrating spectral regrowth in the frequency domain.
These traditional architectures are particularly known for their ability to remove spectral re-
growth [7–11]. Linear filters are often used along with DPD to mitigate harmonic distortion. PA
systems use both because spectral regrowth (shown in figure 1.2 which is taken from [12]) is difficult
to eliminate with linear filters. This is because the spectral regrowth is close enough to the useful
signal that it is difficult to filter reliably without attenuating the useful signal. However, if the
DPD performs well enough it can theoretically attenuate spectral regrowth and harmonic distor-
tion to the point where no filters are required. Another drawback of DPD is that it necessarily
adds hardware to the system to handle the computational complexity of the DSP employed.
Offline implementations are advantageous in this regard because they do not require a learning
algorithm to run concurrently with the system and are thus computationally less complex for a given
DSP technique. However, because offline architectures cannot adapt to the system in real time their
performance may lag behind online architecture’s. Thus creating an offline method with increased
performance compared the traditional offline methods would enable savings for DPD systems in
the form of monetary cost and engineering time. This work will explore an implementation of a




To give the reader a thorough understanding the of work presented, this thesis will proceed as
follows. First the DLA, ILA, and RLA will be examined in chapter 2. Then, different behavioral
models that are used for DSP will be discussed in chapter 3. Next, an ADS-Matlab co-simulation
demonstrating and investigating the RLA will be presented in chapter 4. Finally, the results from
this co-simulation will be examined and the work will be concluded in chapters 5 and 6.
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CHAPTER 2. DIGITAL PRE-DISTORTION ARCHITECTURES
This chapter describes in detail the three DPD architectures mentioned in the introduction.
The chapter aims to cover these architectures from a system level and mathematical level. Though
the basics of the redirected learning architecture are presented here, more details will be presented
in chapter 4.
2.1 Direct Learning Architecture
2.1.1 Direct learning with look-up tables
The DLA was the first DPD architecture to be realized [13]. Arguably, until the invention of the
ILA it was the only architecture. Thus earlier papers lack usage of the title DLA. In [14], one of the
earliest implementations of the DLA is presented. [14] shows that an Amplifier can be characterized
by measuring its complex gain characteristics at varying input power levels. The complex gain of
an amplifier is a measurement that characterizes how the input signal’s magnitude is amplified and
how its phase is changed by the amplifier. If the complex gain of an amplifier is known for a certain
input power level, an inverse can be applied to the input signal to make the amplifier output at a
























In the above equations Va is the complex envelope of the amplifier’s output, Vd is the complex
envelope of the amplifier’s input, Vm is the complex envelope of the input signal, G(·) is the complex
6
Figure 2.1 A schematic of the DLA using look-up tables.
gain applied by the amplifier, F (·) is the complex gain applied by the pre-distorter and K is the
desired nominal gain of the amplifier. Therefore, equation 2.1 models the amplifier’s output and
2.2 models the output of the pre-distorter. By using measurements of the amplifier’s complex gain
and a desired gain, equation 2.3 can be used to solve for the pre-distorter’s complex gains. Finally
these pre-distortion complex gains can be loaded into a lookup table (LUT) and applied for DPD.
A schematic of the DLA can be seen in figure 2.1.
Note that this figure only includes the PA without any other microwave components. It could
very easily be modified to include the up/down conversion components necessary for microwave
operation. Indeed, many academic sources will include these components; here however, they
are intentionally left out for the sake of simplicity. Another thing to note is that this schematic
includes an adaptation block which has not been previously discussed. The purpose of this block is
to compensate for an inherent weakness in this implementation of the DLA, which is that it does
not account for memory effects of the amplifier. An early implementation of this adaptation block
is presented in [15]. Works like [5], [16–19], and many more have shown there are other adaptation
techniques to compensate for this weakness.
7
Figure 2.2 A schematic of the DLA using the pth order inverse method.
2.1.2 Direct learning with pth order inverse
Another way designers incorporate memory into the DLA is by using behavioral model-based
filters rather than look-up tables. These methods are rendered possible by the ground-breaking pth
order inverse theory that was presented by Martin Schetzen in [20]. This theory states that for a pth
order Volterra operator (covered in the next chapter), its post inverse is equivalent to its preinverse.
In other words, if the non-linear distortion of a system, such as an amplifier, can be modeled by
a Volterra series, the inverse of that Volterra series can be applied to an input signal to remove
non-linear distortion from the system. DPD systems that leverage this theory can be classified as
pth order inverse methods. A simple schematic of the DLA using the pth order inverse method
can be seen in figure 2.2. Typically, in a system similar to the one in figure 2.2 the pre-distorter
is initialized as a filter with unity gain. Then samples of Vd and Va are collected by the coefficient
estimator. Note that here, Vd and Va represent the time ordered voltage vectors of the amplifier’s
input and output respectively. Finally, the coefficient estimator uses the collected samples to derive
a pth order inverse Volterra filter for the system, and loads them into the pre-distorter.
Pth order inverse methods were being researched and used in the 1990s alongside the LUT
methods [21–23], though the computational complexity required to implement a Volterra filter was
prohibitive at this time[24]. Computational complexity wasn’t the only issue with pth order inverse
methods either. In [25], it’s discussed that after applying the Volterra filter, the input signal’s
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characteristics will change in such a way that can introduce new non-linearities into the output
that weren’t accounted for during the initial characterization. This effect can uniquely hamper the
performance of a pth order inverse system compared to others. Pth order inverse systems were also
particularly bad at dealing with long term memory effects that can occur in amplifiers. In order to
mitigate this issue, a more adaptive architecture was introduced.
2.2 Indirect Learning Architecture
The ILA was described in [26] and applied to DPD in [27]. The ILA skips the step of modeling
the modeling the non-linear system and skips to deriving a post-distorter to use as a pre-distorter.
Implementations of the ILA often use adaptive filtering techniques, such as recursive least squares
(RLS) filters, to derive said post-distorter. Adaptive filtering techniques use a training algorithm
which updates the filter with every system input sample, so as to reduce the value of some calculated
error. By using adaptive filters, the ILA is able to train pre-distorters without characterization the
nonlinear system. The pre-distorter models used with the ILA are typically the same ones used with
DLA order inverse methods; namely Volterra filters and their derivatives. A schematic of an indirect
learning architecture can be seen in figure 2.3 and the equations required to model it as in [27] can be
seen in equations (2.4, 2.5, 2.6). The the filter updates can be seen in equations (2.7, 2.8, 2.9, 2.10).
d[n] = hxT [n] (2.4)
y[n] = σ(d[n]) ∗G−1 (2.5)
o[n] = hyT [n] (2.6)
hn = hn−1 + k[n]α
∗[n] (2.7)
9
Figure 2.3 A schematic of the ILA for DPD.
α[n] = d[n]− hn−1yT [n] (2.8)
k[n] =
λ−1P [n− 1]yT [n]
1 + λ−1y∗[n]P [n− 1]yT [n]
(2.9)
P [n] = λ−1 ∗ P [n− 1]− λ−1k[n]y∗[n]P [n− 1] (2.10)
In the equations 2.4-6, x[n] is the input to the amplifier at time n as a row vector containing
the lifted input that corresponds to the Volterra coefficients in h, which is a row vector as well. In
simpler terms, x is a row vector that’s been prepared for use with a Volterra filter. Superscript T
denotes a transpose operation and superscript * denotes a conjugation operation. Therefore d[n]
is the pre-distorted input signal and equation 2.4 models the pre-distorted input signal; σ(·) is a
function that calculates the lifted amplifier output at time; and G is the linear gain of the amplifier.
This makes equation 2.5 the lifted version of the amplifier’s gain normalized output. Equation 2.6
then shows the output of the current pre-distorter using the amplifier’s gain normalized output as
an input.
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The filter update equations are based on the RLS algorithm introduced by Plackett in [28].
Equation 2.7 models how the filter is updated from the previous iteration, where k[n] is the time
varying gain vector for the correction factor and α is the error used to calculate the correction
factor (the term k[n]α∗). Note that α is also the term the algorithm is designed to reduce with
every filter iteration. Theoretically, if α is close to zero, d[n] becomes very close to o[n], which
means that y[n] is very close to x[n] and the system is mostly linear. Furthermore, λ is a tunable
parameter known as the forgetting factor that can be tweaked depending on the variability of the
filter being estimated (though it’s typically chosen to be very close to 1 [29]). Finally, P [n] is a
matrix that’s used to compute k[n]. When using the RLS algorithm for DPD, it’s best to initialize
h as a unity gain filter and P [n] as an identity matrix.
The presentation of these equations highlights one of the main weaknesses of the adaptive ILA;
it’s computational complexity. Consider trying to learn a Volterra filter of arbitrary dimension-
ality d. Implementing the adaptive ILA will require updating the following variables with every
iteration: the 1xd matrix h, the dxd matrix P, the dx1 matrix k, and the singular value α. These
updates require 2d,5d2,d2 + 3d+ 1, and d+ 1 operations per sample, respectively. That list doesn’t
even include the 2d operations required to apply the current iteration of the filter to the input
signal and the amplifier’s output. Because there are multiple operations that are scaling according
to d2, implementing a Volterra filter of arbitrary size d becomes exponentially more complex with
the ILA compared to the Pth order inverse DLA. This is important because the easiest way to
squeeze more performance out of Volterra filters is to add more terms [30].
Because the adaptive ILA has been around for such a long time, much research has gone
into reducing its computational complexity. Much research has been targeted at simplifying the
behavioral models used so that filters with lower dimensionality can be used (more on this in chapter
3). Other research aims to reduce the training complexity of the adaptive filters used in the ILA
(such as [31–34]). Lastly, there is research that’s directed at using DPD architectures that have
lower computational complexity than the ILA but higher performance than the DLA.
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2.3 Re-Directed Learning Architecture
2.3.1 Introduction of the RLA
The RLA is similar to the DLA in that most of the processing is done offline. The RLA
could also be described as similar to the ILA because the pre-distorter is not created with any
explicit attempt to model the nonlinear system. These similarities should give the RLA some of
the strengths of the other two architectures, while avoiding some of their weaknesses. To accomplish
this, the RLA learns a signal that results in the desired amplifier output by using a fixed point
iteration technique. This is similar to the Volterra filter equalization problem that was solved with
fixed point methods in [35]. Then a Volterra filter is created that operates on the original signal
and transforms it into the learned signal. Hence the learning has been redirected from the amplifier
to the pre-distorter itself. [36] describes how the this process works in detail. [36] can be seen at
the end of the appendix.
The principal assumption that enables the RLA is that the system to be pre-distorted is mildly
non-linear. Therefore the gain normalized output of the system could be characterized by equations
(2.11, 2.12) where F{·} is the function that imparts non-linear distortion on the system output,
x[n] is the system input and ε is the portion of the systems output that is not not desired.
F{x[n]} = x[n] + ε (2.11)
||ε|| << ||x|| (2.12)
Because the system is mostly linear, the error ε can be negated from the original system input
to get an output that now has a much smaller ε. This process can then be performed iteratively to
dramatically reduce the error in the output of the system. The aforementioned iterative process is
described as a fixed point iteration and is modeled by equation 2.13, and illustrated schematically in
figure 2.4. In this equation the signals d[n] represent the system input and variable in the superscript
represents the iteration number. x[n] is the original input (which is also the desired output).
d(t+1)[n] = d(t)[n]− F{dt[n]}+ x[n] (2.13)
12
Figure 2.4 A Schematic of the RLA for DPD.
In equation 2.13 the amplifier’s output could also be expanded to explicitly include each iteration’s
error: d(t+1)[n] = d(t) − (x[n] + εt) + x[n] = d(t) − εt which highlights the action of the fixed point
iteration; simply subtracting the output error signal from the input to create the next input.
Furthermore, because the system is assumed to be mildy non-linear, it’s expected that the error
signals magnitude decrease with every iteration so εt+1 < εt until the system reaches some form of
convergence.
In the ideal case, the system will converge such that F{dt[n]} = x[n] and ε = 0 for iterations
after convergence. In practice, convergence will result an ε that’s small in magnitude and constant
in every iteration after convergence or, an ε that reaches a minimum during a convergence iteration
and increases every iteration afterwards. Once this convergence is reached a pre-distorter is derived
by learning a filter that converts the unmodified input into the convergence output. If a persistently
exciting training signal is used (such as those described in [37]), then the learned pre-distorter could
be considered general purpose. Otherwise, a training signal similar to the intended input signal of
the system can be used.
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2.3.2 Similar Approaches
Though the RLA was first presented in [36], this is not the first time iterative methods have
been used in the realm of DPD. Some notable examples of this include [38] and [39]. In [38], an
iterative process is used with the ILA architecture. The ILA training algorithm runs until the error
reaches a minimum. Then, the training process is restarted, but the pre-distorter is initialized to the
pre-distorter that was derived in the previous iteration. This is clearly different from the RLA not
only because it uses the ILA, but also the pre-distorter itself is being iterated rather than a training
input signal. In [39] two iterative pre-distorters are presented: one based on Newton’s method and
one based on a fixed point iteration. The successive approximation approach presented in [39] is
very similar to the RLA, however the fixed point iterations used therein require an estimate of the
system being pre-distorted.
The works of Bondar and Budimir [40–44] are also similar to the RLA. Bondar and Budimir have
presented numerous works in which they use a model of an amplifier to calculate its excess harmonic
content and then inject the calculated harmonic content into the input 180 degrees out of phase
from the expected output. There are some cases where they have even done this process iteratively.
This method is still different from the RLA however, as it requires modeling the amplifier before
attempting pre-distortion and the final result is a set of injections tied to a specific input signal
rather than a derived pre-distorter.
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CHAPTER 3. BEHAVIORAL MODELING
This chapter explores the behavioral models that have been mentioned previously in more detail.
The chapter aims to cover the Volterra series, common Volterra derivative models, and how these
models impact DPD.
3.1 The Volterra Series
The Volterra series can be thought of as a Taylor series that’s been expanded to include memory.
The Volterra series can be used to model functions of an input with memory by calculating terms
of varying polynomial order and then multiplying these terms by constants. Volterra series models
have been around for some time and have been covered in books like [45] and [46]. Technically
a Volterra series can have infinite polynomial order. An infinite order Volterra series is obviously
impractical so in practice the Volterra series is typically truncated to some order P . Equally
impractical is the Volterra series with infinite memory; thus practical Volterra series require finite
polynomial order and memory.
For PAs, P is typically selected based on the amplifier’s harmonic content. For example, a
PA that has 5th order harmonics in its output will require at least a 5th order Volterra filter
to successfully predistort. The memory depth is adjusted until the the performance meets the
designer’s standards. The truncated discrete time Volterra series of order P and memory depth b
for a vector x[n] can be seen in equation 3.1.








hp(τ1, · · · , τp)
p∏
j=1
x[n− τj ] (3.1)
In equation 3.1 y[n] is the Volterra series output at discrete time n, h0 is a constant used to model
function offset, τ1 · · · τp are the delays used to calculate the polynomial terms, and hp(τ1 · · · τp) is a
collection of constants referred to as the Volterra kernel. Equation 3.1 is fairly difficult to handle,
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so it is often simplified to a matrix calculation by defining the column vectors in equations (3.2, 3.3)
and then redefining y[n] with the matrix equation 3.4, as seen in [27]. In this thesis the vector x[n]
is referred to as the lifted version of x[n]; as it maps the sample of x[n] to the vector space that
enables 3.4. The vector h is still referred to as the Volterra kernel, or Volterra filter.
x[n] = [x[n], x[n− 1], · · · , x[n− b], x[n]2, x[n]x[n− 1], x[n− 1]2,












0,1, · · · , h
(P )
b,··· ,b (3.3)
y[n] = hxT [n] (3.4)
Volterra filters provide acceptable results when used for behavioral modeling, but they have a
serious issue. The number of terms in a Volterra filter increases rapidly as the memory depth of
the input increases. This means that using Volterra filters for behavioral modeling of systems that
exhibit strong memory effects is a computationally expensive task. Thus, much research has gone
into reducing the number of terms used from the Volterra serious to accommodate such systems.
Popular examples of such reduced Volterra models include the General Memory Polynomials and
Dynamic Deviation Reduction models.
3.2 General Memory Polynomial
The general memory polynomial (GMP) is presented in [47]. It’s a behavioral model based on
the memory polynomial presented by Kim and Konstantinou [48] that has been modified to be
more general by adding of cross terms. Cross terms are polynomial terms in a model that involve
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the multiplication of samples that have a delay between them. For example x2[n] is not a cross





















cklmx(n− l)|x(n− l +m)|k
(3.5)
The first sum on the right hand side is what’s known as the aligned portion of the GMP, and is
identical to the memory polynomial. The second sum on the right hand side is the lagging portion
of the GMP, as input samples are multiplied by polynomial expressions of lagging samples. The
third sum on the right hand side is the leading portion of the GMP as input samples are multiplied
by polynomial expressions of leading samples. The lagging and leading portions of the GMP
introduce the cross terms that allow the GMP model to outperform the base memory polynomial.
The constants akl, bklm, and cklm make up the GMP kernel. The constants Ka, La, Kb, Lb, Mb,
Kc, Lc, and Mc are the parameters that define a unique GMP model and can be tweaked to change
the polynomial order and memory depth of the different portions of the GMP kernel. Note that
the output of the GMP can be reduced to a matrix equation like 3.4 using the same process that
was used for the Volterra filter.
A simple observation of equation 3.1 and equation 3.5 reveals that all the polynomial terms in
a GMP can be found in a Volterra kernel of the same order. Therefore GMP kernels are subsets
of Volterra kernels and a lot of theory that can be applied to Volterra kernels can be applied to
GMP kernels, such as [20, 49]. Furthermore, a GMP kernel of arbitrary order will have a drastically
decreased number of terms compared to a Volterra kernel of the same order. Therefore it’s possible
to use GMPs to model higher order non-linear distortions while keeping the kernel’s computational
complexity low compared to a Volterra kernel of the same order. This is the main advantage of the
GMP, however the GMP isn’t the only model that’s able to accomplish this.
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3.3 Dynamic Deviation Reduction
Dynamic deviation reduction (DDR) Volterra modeling is another popular modeling tech-
nique [50]. DDR Volterra models are based on the concept of breaking nonlinear distortion into
two parts; a static memoryless distortion and dynamic distortion which has memory. This concept
is mathematically based on the dynamic deviation function from [50] which is shown in 3.6.
e(n, i) = x(n− i)− x(n) (3.6)
e(n, i) is known as the deviation of the delayed sample x(n − i) with respect to the sample x(n).
Using this deviation, x(n− i) can then be equated to e(n, i) + x(n) which can be substituted into





















In equation 3.7, the first term models the static nonlinear distortions of a system and the second
term models the dynamic nonlinear distortions of the system based on the dynamic deviation
function. Observation of equation 3.7 reveals that the DDR kernel is a subset of the Volterra
kernel, where terms have been removed so only static non-linear distortion and dynamic nonlinear
distortion of specified memory depth and polynomial order are included. Because PAs are known to
have weak high order dynamic nonlinear distortion[50], the DDR model can be used to accurately
characterize and predistort PAs with a small number of terms compared to a Volterra kernel of
the same order and memory depth. This is done by limiting the value p to something small. After
the parameters have been set, equation 3.7 can be reduced to a matrix form like equation 3.4 by
following a similar procedure.
The aforementioned terms reduction is reliant on weak high order dynamic nonlinear distortion,
thus the DDR model will be better than a GMP for systems that have mostly static nonlinear dis-
tortion. However, when a DDR can be applied, it will have fewer terms than an equally performing
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GMP. Note that as with the case of the GMP, because the DDR kernel is a subset of the Volterra
kernel, much of the same theory that applies to Volterra kernels and GMPs also applies to DDR
kernels.
3.4 Model modifications for Push Pull-Amplifiers
Reducing the computational complexity of behavioral models is an important research question,
as evidenced by the previous two sections. A similar research question is how can behavioral models
be modified to perform better with specific amplifiers or signals. In [51] it is shown that a piecewise
DDR Volterra model can be used to more accurately model the non-linear distortions in envelope
tracking amplifiers. Similarly in [52] it’s shown that a dual input Volterra model can be used to
enhance DPD results of dual-input Doherty amplifiers. The models presented in these papers can
be based on complex mathematical modeling (such as the work presented in [53]), but are typically
designed to implicitly include some known element of the system’s behaviour. Such modified models
have also been the subject of original research that was conducted for this thesis.
Consider the push-pull amplifier structure shown in figure 3.1. When Vin is positive, the transis-
tor on the bottom will amplify the signal. When Vin is negative the transistor on the top will amplify
the input signal. In such amplifiers the assumption is made that the two transistors are identical in
their amplification and distortion characterics. In practice common circuit design techniques will
invalidate this assumption. A schematic similar to the one in figure 3.1 leads to significant differ-
ences in transistor amplification characteristics because one transistor is a p-channel device and the
other transistor is an n-channel device. Holes and electrons have different conduction characteris-
tics which will lead to differences in the transistor amplification characteristics. In designs where
the same model transistor is used to amplify the positive and negative half of the signal (such as
designs utilizing dual package LDMOS transistors), differences come from manufacturing process
and temperature variations between the two transistors. Some of these amplification differences
can be mitigated with passive feedback networks. However, the tolerance of the components used
in these passive feedback networks can add additional differences themselves.
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Figure 3.1 A simple Push-pull amplifier schematic.
Because of the inherent differences between the positive and negative conduction paths of a
push-pull amplifier, it makes sense to design a behavioral model such that different halves are
explicitly modeled by two different non-linear distortions. Original research for this thesis involved
experimenting with two such models, a rectified linear unit (ReLU) model and a conditional model.
3.4.1 ReLU Model
The ReLU model applies a positive rectifier and negative rectifier to the input signal to create
a positive input (equation 3.8) and negative input (equation 3.9). Then a unique Volterra based
filter is applied to each signal half and the outputs are recombined. If the column vector x[n] is
considered to be the Volterra lifted version of the input signal x[n], and the filters that act on the
positive and negative half of the system are h+ and h− respectively, then the concatenation in 3.10
can be used to describe the system in matrix form as seen in equation 3.12.
x+[n] =
x[n], x[n] ≥ 00, x < 0
 (3.8)
x−[n] =
 0, x[n] ≥ 0x[n], x[n] < 0
 (3.9)
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Figure 3.2 Schematic illustrating a ReLU preredistortion scheme.
xR = [x
+[n] : x−[n]] (3.10)
hR = [h
+ : h−] (3.11)
y[n] = hTRxR (3.12)
Equation 3.12 is powerful, as it turns the output of the system y into a linear combination of
the two lifted input xR. That means that the double filter has effectively been turned into a single
filter and any training method that works on the previously mentioned Volterra based models will
also work with the ReLU filter in the exact same way.
3.4.2 Conditional Model
Similar to the ReLU model, the conditional model applies two different Volterra based filters
to the positive and negative input. However, the conditional model achieves this by examining the
sign of the input and then applying the appropriate filter. This concept is illustrated schematically
in figure 3.3.
Keeping the definition of x[n] from the previous subsection, the conditional model can be
described succinctly with the piecewise equation 3.13. Note that the piecewise nature of this
equation introduces a non-linearlity between the input and output that can’t be absorbed into a
matrix or lifting function; In other words h+C and h
−
C cannot be trained simultaneously using a single
21
Figure 3.3 Schematic illustrating a conditional predistortion scheme
linear equation. Because of this, unique care must be taken to adapt whatever training algorithm is
used to the system. Training algorithms that can ‘stream’ the input, like RLS, are good candidates
as the designer can run two algorithms in parallel, stopping and starting them based on the sign




c xvolt, x[n] ≥ 0
h−Tc xvolt, x[n] < 0
 (3.13)
3.5 Model Training
Chapter 2 shows that the Pth order inverse DLA and RLA require creating behavioral models
from input/output data pairs from a system. The behavioral models employed have been introduced
in this chapter, but the primary learning technique for these systems has yet to be explicitly
discussed in this work.
Consider the previously introduced lifted input signal x[n]. If there’s a known input signal x[n],
then a large lifted matrix X can be constructed where the nth row is the x[n] vector calculated from
the nth sample of x. If the corresponding output vector y is known, then we can create equation
3.14 to solve for the filter h.
y = Xh (3.14)
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It’s unlikely that a perfect solution to equation 3.14 exists, so h is calculated by minimizing the
expression ||y −Xh||2. This is known as the least squares solution and is given by equation 3.15
h = (XTX)−1XT y (3.15)
Pth order inverse methods will use the amplifier’s output for x and the orignal input for y. The
RLA will use the iterated input resulted in the least amount of error in the amplifier’s output for y
and the original input signal for x. Though the solution presented in 3.15 is the most accessible, it’s
not the only one. Linear regression problems like the one posed in 3.14 are well studied, and there
are many different ways to solve them. Such methods are presented in the [54]. Which method to
use is a question of how much computational power is needed. If X is large, calculating (XTX)−1
becomes an extremely expensive operation, using a less expensive technique like QR decomposition
may be required to reduce the complexity of the problem.
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CHAPTER 4. MATLAB ADS COSIMULATION
In this chapter, a co-simulation is presented that utilizes MATLAB and Keysight’s Advanced
Design System (ADS) to simulate the RLA. The simulation is easily adapted to simulate other
offline methods, or online ILA. The simulation will feature a push-pull amplifier designed using a
real transistor’s model with ideal passives. First, this amplifier’s behavior will be analyzed, then an
ADS numeric simulation that performs the fixed point iteration will be presented. Finally, an ADS
numeric simulation that applies GMP filters will be presented. The results from the simulation
presented in this chapter will be discussed in the proceeding chapter.
4.1 Push-Pull Amplifier
The push-pull amplifier used in the co-simulation can be seen in figure 4.1. The amplifier was
designed based on the the class B push-pull amplifier stage presented in [55] but uses Ampleon’s
BLF188XR dual package LDMOS transistor rather than BJTs. The amplifier was designed to
operate in the high frequency (HF) band and the gate bias voltage was set for class AB operation.
RC feedback networks were added to stabilize the amplifier’s output. Transformers on the input
and output of the the amplifier act as impedance matching components for HF operation. The
transformer ratios were adjusted until the amplifier’s input and output impedances were matched
to approximately 50 ohms. The resistor on the amplifier’s output provides a load so that the output
voltage on pin P2 is the voltage that would appear across a 50 ohm load. The transient simulation
block contains the timing parameters numeric simulations will use to simulate the amplifier.
To characterize the amplifier in figure 4.1 for DPD, an estimate of its voltage gain is necessary.
This estimate will come from the amplifier’s power gain, which is easily measured with an s-
parameter simulation. The result from this simulation can be seen in figure 4.2. Note that the
range of 31-36.5 dB exceeds the power gain numbers found in the BLF188XR’s datasheet. This is
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Figure 4.1 Push-pull amplifier used in simulations for this thesis.
because the transformers on the amplifier’s input and output are also adding gain into the system.
Because gain varies with frequency, the initial voltage gain estimate must come from a power gain
measurement that’s close to the desired operating frequency.
In the RLA implementation discussed in this chapter, the signal of interest will be a randomly
generated quadrature phase shift keyed (QPSK) signal with a central frequency of 10 MHz and a
bandwidth of 1 MHz. Therefore, the initial gain estimate of the amplifier will be the amplifier’s
gain at 10 MHz. The power gain of the amplifier at this frequency is 35.78 dB. The voltage gain
can then be estimated by using this power gain value and equation 4.1 to solve for VoutVin , which
results in a voltage gain estimate of 61.5176. However, because the amplifier’s output impedance
has been matched to 50 ohms, a voltage gain of roughly half the original estimate will be observed
across the 50 ohm load.






The other amplifier characteristic that should be observed is linearity. Typically this is done
by measuring the amplifier’s output power or gain against input power. This measurement is done
to verify the amplifier’s operating point is reasonable for pre-distortion. As shown in chapter 11 of
[56], once an amplifier exceeds a certain power level, it enters a saturation mode and output power
remains constant with increasing input power. The output voltage of the amplifier will follow a
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Figure 4.2 Power gain of the amplifier in figure 4.1.
similar curve if the amplifier is in this saturated state. The pre-distorter for this saturated state
would require an impractically high gain. Therefore, the input power is typically backed off before
the output is completely saturated. Choosing this so called back-off point is not an exact science
and most designers experiment with different back-off points to find something that gives them
good results with DPD. For the amplifier in figure 4.1, it was found that at a frequency of 10 MHz
a 4 V peak to peak input range will yield good results with DPD. The graph in figure 4.3 shows
that at this level the amplifier’s output is mostly linear but is starting to saturate.
4.2 Fixed Point Iteration
The fixed point iteration for the RLA was performed with a numeric simulation in ADS. The
complete schematic for this simulation can be seen in figure 4.4. This schematic utilizes the DF
controller which allows for simultaneous discrete and real time simulation. The DF simulation
controller is the only controller that will work, because it is the only controller that can run the
transient simulation of the amplifier in step with the discrete time processing happening around it.
The schematic in figure 4.4 was designed to be a general implementation of the fixed point iteration
required for RLA and could be adapted to a wide variety of systems.
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Figure 4.3 Input and output voltage of amplifier in figure 4.1 with 4V peak to peak 10 MHz
sinusoidal input.
The variables in the lower right corner of figure 4.4 can be changed to adjust the simulation for
different input signals. The siglen varies specifies the length of the signal in discrete time, NumIter
adjust the number of iterations the simulation will run, Offset is a variable that can be used to
correct alignment of the system input and output for calculating error, and the gain parameter
adjust the amplitude of the input signal. In figure 2.4 these parameters were set to work with
the amplifier in figure 4.1 and a QPSK training signal amplified to have peak to peak voltage of
approximately 4 V.
The QPSK training signal was generated using MATLAB. It was designed to have a central
frequency of 10 MHz and bandwidth of 1 MHz and sampled at a frequency of 125 MHz. The signal
was made using a Bernoulli binary sequence generator to create a random bit-stream which was
then modulated and up-converted. To run the signal in an ADS simulation, the signal was written
to an MDIF file with a .TIM extension, which was then loaded into ADS as a data set using the
data file tool. After the signal was loaded into ADS, its data set was used as the numeric sources
N1 and N2. The output from N1 is only used during the first iteration, N2 continuously outputs
the signal to calculate the error of every iteration.
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The schematic in figure 4.4 calculates error with addition. This is done by multiplying the
output of the amplifier, X2, by the amplifier’s negative linear voltage gain with G1, and adding





an easily recognizable form of equation 2.11. The negative error is then added to the previous
iteration of the input signal with A2 to create the discrete time signal dt+1[n] = dt[n]− εt[n]. This
signal is then passed to the input of the amplifier in the next iteration through delay D2. The delay
in D2 is set to the length of the input signal by default so that the entirety of dt+1[n] is calculated
before being sent through the amplifier.
As in D2, there are many delays in this schematic which are dependent on the offset parameter.
Their cumulative effect is ensuring that the error calculated at A1 is aligned to the correct sample
of the training signal it’s being added to at A2. The alignment technique will also discard a few
error samples in first iteration of the input signal. However, this does not affect the real error
calculation because the schematic is setup to output null error in the first iteration. This is done
with mux M3, which outputs the training signal for the first iteration and then switches to the
amplifier’s output.
The sampling frequency that connects the discrete time components to the amplifier is deter-
mined in the schematic by component F1. F1 acts as a DAC and converts the floating point discrete
time inputs into voltages and feeds them into the amplifier. The parameter TStep, which specifies
the sampling period, is set to 8 ns (125 MHz sampling frequency). Component T1 then acts as
the ADC that reads the amplifier’s output and feeds it into the discrete time domain. Note that
in numeric schematics there can only be one float to timed component that specifies the sampling
period that connects discrete and continuous time.
Once the simulation is completed, the data from numeric sinks N4 and N5 are then plotted in an
ADS data display and exported as tab-delimited ASCII files or comma separated value (.csv) files.
Sink N5 captures the amplifier’s output to measure the performance of every iteration. Sink N4
captures the amplifier’s input to derive a filter for the best performing iteration. The data sets from
ADS can easily be imported into MATLAB and manipulated to derive a filter for DPD as described
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Figure 4.4 ADS Schematic used to implement the fixed point iteration of the RLA.
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in chapter 3. The first script in the appendix shows a MATLAB script that accomplishes this. The
script derives an RLA filter and an offline ILA filter. Note that the RLA filter is derived using
ridge regression while the offline ILA filter is derived using the RLS algorithm. This is because a
functional offline ILA filter could not be created using ridge regression. The reason for this is likely
the ill-conditioning of the matrix used to derive the pre-distorter. Thus, the RLS algorithm was
used to circumvent this issue. After the filters are derived, they can be copied from the MATLAB
work space into the GMP application ADS schematic.
4.3 Filter Application Simulation
The schematic that’s used to apply GMP filters and accomplish pre-distortion is large, so it will
be presented in three different sections. The first section will cover the input, which adds memory
to an arbitrary input signal. The second section will cover the part of the schematic that applies
a GMP kernel and filter to the input signal. The final section will cover the part of the schematic
that can be activated to implement the online ILA presented in [27].
4.3.1 Adding Memory to Input Signals
To add memory to the input, a network of delays and multiplexers is used. Three of such
networks are illustrated in figure 4.5, however there are 9 used in this section of the schematic.
They’re programmed to give the input signal a memory depth of 9. The delays can be programmed
to change the memory depth of the input signal. For example, in figure 4.5 the delays are pro-
grammed to 1, 2, and 3. However, they could easily be reprogrammed to 10, 20, and 30 to increase
the memory depth of the input. Each network is initialized to null output and switches to a delayed
version of the input after the simulation’s discrete time has passed that network’s delay value. The
output from these networks is then combined into a 9 wide signal bus with B26, which is the input
to the next section of the schematic.
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Figure 4.5 Section of GMP application schematic that adds memory to signals.
4.3.2 Applying GMP to Input signal
The section of the schematic that applies the GMP to the input signal can be seen in figure 4.6.
The first block in the schematic, M27, takes the bus input from the previous section and converts
it to a single 9x1 matrix signal. The code for this is extremely simple and can be seen below;
function y = mem9(x9, x8,x7,x6,x5,x4,x3,x2,x1)
y = [x1 x2 x3 x4 x5 x6 x7 x8 x9];
end
Though the code is simple, it’s implementation in figure 4.6 highlights an important behavior
of bus inputs in ADS numeric simulations; the inputs towards the bottom of the schematic receive
priority. In other words, the input closest to the bottom will be considered the first input to a
function, the input second closest will be the second input and so forth. If this behavior is ignored
implmenting complicated DSP schemes in ADS becomes impossible.
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Figure 4.6 Section of GMP application schematic that applies GMP to input signal.
After the input signal has been turned into a 1x9 matrix, it joins another bus with the matrices
F5-11. Matrices F6-11 are constants that represent the parameters of the GMP to be applied,
and F5 is the GMP filter that has been previously derived. The bus containing the input signal,
parameters, and filters, feeds into M9, which is a MATLAB function that applies the GMP lift
to the input signal and the filter to the lifted input. The code for this block can be seen in the
appendix.
The output from M9 is technically a 1x1 matrix, so it must be unpacked before it can be sent
through the amplifier. After this unpacking, an optional constant can be added. This constant is
necessary with some amplifiers as they add a DC bias to the signal. Finally, after this step, the
signal is converted from discrete time to real time and sent through the amplifier. In the case of
offline methods, this is where the simulation ends. The amplifier’s output is collected by the sink
T4 and can be analyzed for performance. For the online ILA, the amplifier’s output will go through
a memory network like the one seen in figure 4.5 for post-distortion.
4.3.3 Implementing Eun and Powers ILA
The components utilized for implementing the online ILA can be seen in figure 4.7. The matrix
in F4 is the initialization of the filter and the matrix I1 is the initialization of P. These matrices
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Figure 4.7 Components used for Online ILA DPD.
along with the GMP parameters in F6-11, and memoryed system input and output are grouped
together in a bus and fed into M8. M8 runs a matlab function which calculates updates for the
RLS algorithm. With the correct inputs, M8 will output the updated filter (D10), P matrix (D9),
and error (N6). After 200 discrete time steps (to negate transient effects), the updated filter and P
matrix are fed back into M8 and are continually adapted to the system. The code that runs in M8
to accomplish this can be seen in the appendix. Note that both the filter output from this system
and F5 are attached to the ’hcur’ net. That means that when offline DPD is being done this system
must be deactivated; vice versa when the system is being used F5 must be deactivated.
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CHAPTER 5. SIMULATION RESULTS AND DISCUSSION
In this chapter, the schematics and code discussed in chapter 4 will be used to implement the
RLA, offline ILA, and online ILA described in chapter 2. All the DPD architectures will use a
GMP model with the following parameters: Ka = 6, La = 9, Kb = Kc = 5, Lb = Lc = 5, and
Mb = Mc = 4. The RLA will also be attempted with the ReLU GMP model described in chapter
3. For this implementation, the positive and negative filters will be GMP filters with the following
parameters:Ka = 6, La = 9, Kb = Kc = 4, Lb = Lc = 4, and Mb = Mc = 2. These parameters
have been selected to keep model complexity low while successfully predistorting the amplifier.
The different parameters keep the complexity of the ReLU model on par with the other filters (238
coefficients and 254 coefficients respectively). The training signal will be the aforementioned QPSK
signal with a discrete time length of 192188. The test signal will be a different randomly generated
QPSK signal of the same length. After the results of these simulations are discussed the work will
be concluded.
5.1 Architecture Training
In this section, the training of outputs for each architecture will be observed to verify that the
GMP model was properly trained and can be fairly compared to the model trained by the other
architectures.
5.1.1 RLA Training
To verify that the fixed point iteration for the RLA was successful, the normalized mean squared
error (NMSE) is observed between the original input and amplifier’s output in every iteration. The
NMSE between two signals of length N is a measure of similarity and is described by equation 5.1.
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Figure 5.1 NMSE of amplifier’s output in every iteration of the RLA simulation.
Ideally the final iteration will have an NMSE of 0. It’s unlikely that this will be achieved, but the









Figure 5.1 shows the NMSE of the original input signal and the amplifier’s output for every
iterated input signal. Observation of figure 5.1 reveals that the NMSE decreases rapidly once the
training process starts, but slows down after about 10 iterations. The final iteration has an NMSE
lower than -70 dB. While -70 dB isn’t zero, it is incredibly small, so the fixed point iteration was
successful. The filter used to generate the RLA results was derived using the final iteration.
5.1.2 Offline ILA Training
To train the offline ILA solution, the zeroth iteration from the fixed point iteration was used
as described in chapter 4. Because RLS was used to train this filter, it’s important to look at the
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Figure 5.2 Filter coefficient values vs. RLS during the training of the offline ILA filter.
filter coefficients to confirm that they reached some sort of convergence. Figure 5.2 illustrates the
filter coefficients during the training process. Observation of this graph shows that by the end of
the training there is little change in the value of the filter’s coefficients between each step, which
means the filter has successfully converged and can be used for pre-distortion.
5.1.3 Online ILA Training
The online ILA trains itself while pre-distorting the test signal. To validate it’s convergence,
the best metric is α from equation 2.8. Alpha reaches values very close to 0, so it’s best to measure
its value in dB. This measurement is plotted in figure 5.3. The convergence from this simulation
is not as smooth as the other methods. However, the value of alpha is influenced not only by
the changing filter, but also the signal itself. Thus α is expected to be nosier than the other
convergence measurements. The average appears to be about -40dB, the maximum about -20dB,
and the minimum about -80dB. Though noisy the fact that the error is close to zero in for most of
the simulation means simulation results are valid.
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Figure 5.3 Error from the online RLA simulation in dB.
5.1.4 ReLU GMP Training
Like the offline ILA, this model was trained using RLS. The reason for this is that RLS allows
for filter initialization to a unity gain filter, which helps the filter converge to the desired solution.
The MATLAB function used to derive the filter can be seen in the appedix. Figure 5.4 illustrates
the filter coefficients during the training process. Observation of this graph shows that by the end
of the training there is little change in the value of the filter’s coefficients between each step, which
means the filter has successfully converged.
5.2 Simulation Output
To evaluate the performance of each architecture, the output of each simulation can be com-
pared. Qualitatively, the spectrum of the amplifier’s output using each DPD architecture is com-
pared. Quantitatively the adjacent channel power ratio (ACPR) can be used to measure narrow-
band performance and spurious free dynamic range (SFDR) can be used to measure wide-band
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Figure 5.4 Filter coefficient values vs. RLS during the training of the ReLU RLA filter.
performance. The ACPR measurement will use an out of channel range of ±0.5MHz, as this
appears to be where most of the spectral regrowth is.
The output spectra from the simulations of the different DPD architectures can be seen in
figures 5.5 and 5.6. Figure 5.5 shows the narrow-band output near the frequency of interest and
figure 5.6 shows the wide-band output the entire sampled spectrum. The first notable outcome
from these figures is that the spectral regrowth near the signal of interest was reduced with all
DPD methods. The harmonics of the signal of interest were also successfully suppressed by all
DPD methods. Perhaps the most important thing to recognize in these figures is that the signal in
the band of interest has maintained its original shape with every DPD method.
These figures also suggest that out of all the methods attempted, the offline ILA may have the
worst performance. This is evidenced by the envelope of distortion around the signal of interest
in figure 5.5 and the large third harmonic in figure 5.6. All the other DPD methods seem to have
completely eliminated spectral regrowth and attenuated wide-band harmonics to varying degrees.
The quantitative results in table 5.1 lends more evidence for this argument.
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Figure 5.5 Narrow-band amplifier output with different DPD methods.
Figure 5.6 Wide-band amplifier output with differetn DPD methods.
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Table 5.1 shows that the offline ILA had the worst performance overall. Specifically, the SFDR
this technique produced was much lower than that of the other methods. The ACPR, however
does not fall too far behind other methods. The RLA compared to the offline ILA showed a
large improvement in terms of SFDR and a marginal improvement in terms of ACPR. These
improvements are likely due to the RLA’s ability to circumvent the problems with pth order inverse
techniques noted in [25].
Model SFDR (dB) ACPR± 0.5MHz (dB)
No DPD 34.03 -37.80
RLA 57.78 -39.93
Offline ILA 39.8132 -39.28
Online ILA 73.05 -40.08
ReLU RLA 70.14 -40.08
Table 5.1 Quantitative results of DPD Simulations.
These problems are also easily avoided by the online ILA, which is able to continuously adapt
to the system. The online ILA provided the best performance of all the DPD methods attempted,
though the simulation took approximately 3 times longer than the others. This was the expected
result, considering the computational complexity of the online ILA. The ReLU RLA method was
not too far behind in performance. The ReLU RLA method had virtually the same ACPR as the
online ILA and has an SFDR that’s only 3 dB lower. This is somewhat surprising as the ReLU
RLA is an offline method, but its performance is close to that of the online method.
Overall, these results provide evidence that the RLA can be used to achieve better DPD results
than traditional offline methods. When combined with the right modeling technique, perhaps it is
even possible for the RLA to approach the performance of online methods. However, the results




This work has covered basic background material for DPD architectures and behavioral models.
The architectures covered include the DLA, ILA, and RLA. The behavioral models covered include
Volterra models, GMP, DDR, and models specific to push-pull amplifiers. After this background
information was covered, it was shown that DPD architectures can be simulated using MATLAB
ADS co-simulation. Finally, the presented co-simulation was used to simulate the RLA architecture
and compare it to other DPD techniques.
These results provided evidence that the RLA may provide greater performance compared to
other offline DPD methods. Aside from the performance measurements, the RLA is also easier to
implement. The ILA has behaviors that can make it difficult to implement. One such behavior was
observed in this thesis; the offline ILA sometimes doesn’t function properly when simple regression
techniques are used. The offline ILA has also shown itself to be very sensitive to linear gain estimate
of the system. The RLA has so far been more robust to these issues, though its research is still in
the early stages.
The results presented in this thesis also provide evidence that the push-pull behavioral models
may significantly enhance the performance of the RLA. It was shown that when the ReLU model
is used with the RLA, the DPD method can produce results that are similar to those of an online
architecture. Thus, with the proper modeling it’s possible that the RLA could provide significant
benefits compared to traditional offline DPD methods. But much work must be done to completely
evaluate the performance of the RLA.
An obvious next step is to use the RLA to pre-distort real non-linear systems. Though the
presented co-simulation utilized a transient model of a real transistor, the functionality of DPD
methods can never be validated until they’re used on real hardware. Likewise, the push-pull
behavioral models should also be used to pre-disort real hardware.
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APPENDIX. MATLAB SCRIPTS AND FUNCTIONS
RLA Processing Script
%This script imports the output of an ADS RLA simulation and derives two
%predistortion filters. The first is the RLA solution, which creates a
%filter that operates on the original input signal to produce the
%highest performing singal. The second is simply a POI solution derived

















































%%%%Debugging Graph, plots the vectorized orignal input operated on by the


















.1 GMPLift function used in RLA Processing Script
function X = GMPLift(x,p,La,Lb,Lc,mb,mc)




% x = memoryed input data
% p = orders to compute
% La = aligned signal envelope elements
% Lb = lagging envelope signal elements
% mb = lagging envelope delays
% Lc = leading envelope elements





% X = column vector of the gmp kernel of X
%See equation 23 in Morgan et al 2006
% Created by Aaron Ramsey 3/6/2020
%Documentation updated 6/2/2020 Aaron Ramsey






%Calculate values in aligned envelope
for i = p





%Calculate values in lagging envelope
for i = p
for j = Lb







%Calculate values in leading envelope
for i = p
for j = Lc






rlsGMP function used in RLA Processing Script
function [h,H] = rlsGMP(x,y,M,p,La,Lb,Lc,mb,mc)
% rlsGMPrlsGMP(x,y,M,p,La,Lb,Lc,mb,mc) uses the RLS algorithm to find a GMP
% filter defined by parameters M,p,La,Lb,Lc,mb,mc that will act on signal y to produce
% signal x. The coefficeint vector is returned.
%Documented Aaron Ramsey, Jun. 4, 2020
% Calculate filter size
size = length(p)*(length(La)+length(Lb)*length(mb)+length(Lc)*length(mc))+M;
% initialize filter to all-pass linear filter
h = [1; zeros(size-1,1)];
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alpha = d - h’*yn;






% update kernel vector (check if conj(alpha) needed)
h = h + k*alpha;
end






Code for component M9 in figure 4.6
%Calculates the volterra series output of a signal given a third order volterra kernel
%h. CalcVolterraOutput(h,x) returns the volterra series
%output of signal x being operated on by kernel h. x and h should be in the
%format of eun and powers (4) and (3) respectively. Assumes a memory of 3
%samples
%Aaron Ramsey Nov. 11 2019
function Y = CalcGMPOutputC(h,x,p,La,Lb,Lc,mb,mc)






GMP update funtion in figure 4.7
function [h0,P0,a] = CalcGMPUpdate(x,y,h,P,p,La,Lb,Lc,mb,mc)
%CalcVolterraUpdateThirdOMem3 calculates the updated kernel and P vector
%for Eun and Powers indirect learning utilizing a third order volterra
%filter with memory 3.
% Inputs are the previous h and P
%vectors as well as the signal input and amplifier output (x and y).





















% update kernel vector
h0 = h + k*alpha;
end
ReLU RLS Function
function [hP,hN,H] = SimRlsGMPReluFirst(x,y,M,p,La,Lb,Lc,mb,mc)
%Simultaneously learns rlsVolterra Learns Volterra filters for Positive/Negative Piecewise
% volterra pre-distortion using RLS algorithm
% SimRlsVolterra(x,y,M) uses the RLS algorithm to find a third-order
% positive/negative piecewise Volterra filter with memory M-1 that will act on signal y to produce
% signal x. The coefficeint vector that operates on the positive-half is
% returned in hP, and the coefficient vector that operates on the
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% negative
% half is returned in hN
% Aaron Ramsey, Oct. 23, 2019
% initialize (assume third order with memory M-1 for now)
size = length(p)*(length(La)+length(Lb)*length(mb)+length(Lc)*length(mc))+M;
% initialize filter to two all-pass linear filter
h = [1; zeros(size-1,1);1;zeros(size-1,1)];





%Seperates Output signal into Positive and negative halves
Ypos = y;
Ypos(Ypos < 0) = 0;
Yneg = y;















alpha = d - h’*yn;





% update kernel vector (check if conj(alpha) needed)




%Seperates the PiecewiseFilter for output
hP = h(1:size);
58
hN = h(size+1:2*size);
end
